An Efficient Viterbi Decoder Implementation for the ZSP500 DSP Core
نویسنده
چکیده
This paper describes an efficient implementation of the Viterbi decoding algorithm on the ZSP500 digital signal processor (DSP) core. It starts with an introduction to convolutional coding and Viterbi decoding as a method of forward error correction in communication systems. An introduction to the ZSP500 architecture is followed by a description of special instructions for performing the Trellis butterfly. Examples of branch metrics calculation, Trellis butterfly, and trace-back are given. Performance benchmarks for the Viterbi algorithm running on ZSP500 are presented. Finally, the use of a Viterbi coprocessor for the task of state metric update and trace-back is discussed.
منابع مشابه
An Efficient VLSI Architecture of Viterbi Decoder for DSP Applications
It is well known that data transmissions over wireless channels are affected by attenuation, distortion, interference and noise, which affect the receiver's ability to receive correct information. Convolutional encoding with Viterbi decoding is a powerful method for forward error detection and correction. It has been widely deployed in many wireless communication systems to improve the limited ...
متن کاملFPGA Implementation of Viterbi Decoder using Trace back Architecture
Error correction is an integral part of any communication system and for this purpose, the convolution codes are widely used as forward error correction codes. For decoding of convolution codes, at the receiver end Viterbi Decoder is being employed. The parameters of Viterbi algorithm can be changed to suit a specific application. The high speed and small area are two important design parameter...
متن کاملHardware-software Codesign of a 14.4mbit - 64 State - Viterbi Decoder for an Application-specific Digital Signal Processor
Viterbi Decoders are employed frequently in wireless radio systems. They often require high computational efforts which can only be handled by dedicated application specific integrated circuits (ASIC)s. Because of their flexibility and speed of development, DSP-based software solutions are desirable, however. Currently available DSPs are not able to provide enough computational power to perform...
متن کاملCrc and Look-up Table Assisted Error Correction in a Convolutional Coded System on Dsp
1 Assistant Professor, Department of E&CE, SDMCET, Dharwad, Karnataka, India. 2 Professor, HOD Department of E&CE, Dayanand Sagar College of Engineering, Bangalore, Karnataka, India __________________________________________________________________________________________ Abstract: Cyclic Redundancy Codes (CRC) code provides a simple, yet powerful, method for the detection of errors during digi...
متن کاملDesign and Implementation of Viterbi Decoder Using FPGAs
i ii iii ABSTRACT Convolutional encoding is a forward error correction technique that is used for correction of errors at the receiver end. The two decoding algorithms used for decoding the convolutional codes are Viterbi algorithm and Sequential algorithm. Sequential decoding has advantage that it can perform very well with long constraint length. Viterbi decoding is the best technique for dec...
متن کامل